paperbot · PL 论文追踪

全部论文 待读 收藏

P2 AWS Trainium: The Journey for Designing and Optimization Full Stack ML Hardware

AWS Trainium:全栈机器学习硬件的设计与优化之旅
ASPLOS Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 32024匹配度 2/10 · 该论文讨论 AWS Trainium 从芯片到编译器、运行时的全栈 ML 硬件协同设计,属于 ML 系统与编译器工程经验分享;但并未涉及用户核心关注的静态分析、Agentic 程序、LLM 与静态分析/形式化验证交叉、浮点程序分析或贝叶斯程序分析。引用 11 inbox
Nafea Bshara
crossref: 2026-09-12dblp: 2026-09-12

AI 速览

一句话:总结 AWS Trainium 从芯片到编译器、运行时全栈协同设计与优化的经验。

本文讨论机器学习加速器在芯片架构、指令集、服务器设计、编译器及片间/片内互连等方面面临的设计挑战。AWS Trainium 借助 AWS 从芯片、服务器、网络到编译器与运行时工具的端到端自主掌控,跨层协同设计与优化,并强调简洁性和易用性。演讲将阐述 AWS 三代机器学习产品从概念到交付客户过程中的设计原则、权衡取舍与经验教训。

问题
机器学习加速器需要在芯片架构、指令集、服务器设计、编译器以及片间/片内互连等多个层面协同设计,单一层次优化难以满足整体需求。
方法
利用 AWS 从芯片、服务器、网络到编译器与运行时的端到端所有权,进行跨层协同设计与优化,并以简洁和易用为原则。
评估
以 AWS 三代机器学习产品从概念化到交付客户的开发历程为案例,总结设计原则、权衡取舍与经验教训,属于经验性演讲而非量化评估。
原文摘要(Abstract)

Machine learning accelerators present a unique set of design challenges across chip architecture, instruction set, server design, compiler, and both inter- and intra-chip connectivity. With AWS Trainium, we've utilized AWS's end-to-end ownership from chip to server, network, compilers, and runtime tools to collaboratively design and optimize across all layers, emphasizing simplicity and ease of use. This talk will illustrate the design principles, tradeoffs, and lessons learned during the development of three generations of AWS ML products, from conceptualization to placing systems in the hands of AWS customers.

链接与引用

DOI 原文 · DBLP

BibTeX
@inproceedings{Bshara24,
  title = {AWS Trainium: The Journey for Designing and Optimization Full Stack ML Hardware},
  author = {Nafea Bshara},
  booktitle = {ASPLOS},
  year = {2024},
  doi = {10.1145/3620666.3655592}
}