paperbot · PL 论文追踪

全部论文 待读 收藏

P2 <scp>FLEXPROF</scp> : Flexible, Side-Channel-Free Memory Access

FLEXPROF:灵活且无侧信道的内存访问
ASPLOS Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 22025匹配度 1/10 · 该论文研究的是安全处理器中内存控制器的侧信道消除与调度优化,属于计算机体系结构/硬件安全方向,与用户画像中的程序语言、静态分析、LLM/Agent、浮点程序分析及贝叶斯程序分析均无直接关系。引用 0 inbox
Jarrett Minton, Rajeev Balasubramonian
crossref: 2026-09-12dblp: 2026-09-12

AI 速览

一句话:提出 FlexProf 内存控制器,用读/写优化轮次与灵活调度,在消除内存侧信道的同时显著降低性能损失。

安全处理器需防御包括共享内存控制器在内的微架构侧信道。已有方案为每个共调度虚拟机分配内存控制器“轮次”并插入间隔,但会带来约 2 倍性能下降。作者观察到部分性能损失源于调度按最坏情况同时适配读写。FlexProf 的核心是让每类轮次处理固定的读写模式,引入读优化轮次和写优化轮次;通过粗粒度应用画像决定两类轮次调用频率,且不泄露敏感信息;同时允许读优化轮次机会性发出写、写优化轮次机会性发出读,以平衡限制与灵活、吞吐与利用率。相对 state-of-the-art,混合负载上最高提升 33%,几何平均提升 8%,过半内存密集型程序提升超过 10%。

问题
如何在消除共享内存控制器侧信道导致的安全调度开销时,避免现有方案约 2 倍性能损失,并改善读/写统一轮次的低效。
方法
设计 FlexProf 内存控制器,将轮次分为读优化与写优化类型,利用粗粒度应用画像在无敏感信息泄露下决定调用频率,并允许两类轮次机会性执行相反操作。
评估
在混合负载上与 state-of-the-art 安全内存调度对比,性能最高提升 33%、几何平均提升 8%,过半内存密集型程序提升超过 10%。
原文摘要(Abstract)

Secure processors must defend against a wide array of microarchitecture side-channels, including those induced by a shared memory controller. Multiple studies have proposed techniques that allocate ''turns'' (within the memory controller) to each co-scheduled virtual machine (VM), and introduce gaps between VM turns to prevent resource conflicts and side-channels. In spite of past advancements in secure memory scheduling, the elimination of side-channels imposes a performance slowdown of 2x. We observe that one of the causes of this slowdown is that the memory controller schedule accommodates the worst case, i.e., it is prepared to handle either reads or writes. The key insight in this work is that the schedule can be more efficient if we designate every turn to handle fixed patterns of reads and writes.In particular, we introduce a read-optimized turn and a write-optimized turn. Coarse-grain application profiling helps determine how often the two types of turns are invoked, without leaking sensitive information. We also add flexibility so that a read-optimized turn can opportunistically also issue writes, and vice versa. This provides a good balance between restrictions and flexibility; between throughput and utilization. The proposed FlexProf memory controller improves performance by up to 33% with a geometric mean gain of 8% on mixed workloads, relative to state-of-the-art methods. Over half the memory-intensive programs evaluated exhibit performance gains of over 10%.

链接与引用

DOI 原文 · PDF(开放获取) · DBLP

BibTeX
@inproceedings{MintonB25,
  title = {<scp>FLEXPROF</scp>
            : Flexible, Side-Channel-Free Memory Access},
  author = {Jarrett Minton and Rajeev Balasubramonian},
  booktitle = {ASPLOS},
  year = {2025},
  doi = {10.1145/3676641.3715997}
}