paperbot · PL 论文追踪

全部论文 待读 收藏

P2 An Axiomatic Basis for Computer Programming on the Relaxed Arm-A Architecture: The AxSL Logic

宽松 Arm-A 架构上计算机程序设计的公理化基础:AxSL 逻辑
POPL 8(POPL)2024匹配度 2/10 · 该论文属于形式化验证与并发内存模型方向,但未涉及 LLM/Agent、静态分析、浮点程序分析或贝叶斯程序分析,与用户画像中 PL 与 AI 的交叉核心方向不匹配。引用 6 inbox
Angus Hammond, Zongyuan Liu, Thibaut Pérami, Peter Sewell, Lars Birkedal, Jean Pichon-Pharabod
crossref: 2026-09-10

AI 速览

一句话:提出 AxSL 分离逻辑,支持 Arm-A 宽松内存下的模块化验证,并在 Iris 中机械化证明其相对 Arm-A 公理模型的可靠性。

Arm-A、RISC-V、Power 等宽松并发内存模型允许乱序执行,破坏程序顺序与 reads-from 关系带来的顺序直觉,使程序没有“当前”状态,从而难以设计语法导向、模块化的 Hoare 式推理。本文提出 AxSL:面向 Arm-A 宽松内存模型的分离逻辑,允许在宽松读/写能够产生线程间顺序时转移任意资源,以支持高性能系统代码中低开销同步的细粒度推理。作者在 Iris 分离逻辑框架中机械化 AxSL,给出关键例子,并证明其相对于 Arm-A 公理化内存模型的可靠性。该方案对公理模型和指令集语义大多通用,为其他类似内存模型及生产级并发模型与完整 ISA 的组合提供了组合推理路径。

问题
在 Arm-A 等宽松内存模型下,程序没有全局“当前”状态,资源无法自然从一点流到下一点,因此难以设计并证明语法导向、模块化的 Hoare/分离逻辑推理规则。
方法
提出 AxSL,一个面向 Arm-A 公理化内存模型的分离逻辑,允许在宽松读/写能够建立线程间顺序时转移任意资源;在 Iris 中机械化实现并证明相对 Arm-A 公理模型的可靠性。
评估
通过关键例子说明可用性,并在 Iris 中机械化证明相对于 Arm-A 公理化内存模型的可靠性;方法对公理模型和指令集语义大多通用。
原文摘要(Abstract)

Very relaxed concurrency memory models, like those of the Arm-A, RISC-V, and IBM Power hardware architectures, underpin much of computing but break a fundamental intuition about programs, namely that syntactic program order and the reads-from relation always both induce order in the execution. Instead, out-of-order execution is allowed except where prevented by certain pairwise dependencies, barriers, or other synchronisation. This means that there is no notion of the 'current' state of the program, making it challenging to design (and prove sound) syntax-directed, modular reasoning methods like Hoare logics, as usable resources cannot implicitly flow from one program point to the next. We present AxSL, a separation logic for the relaxed memory model of Arm-A, that captures the fine-grained reasoning underpinning the low-overhead synchronisation mechanisms used by high-performance systems code. In particular, AxSL allows transferring arbitrary resources using relaxed reads and writes when they induce inter-thread ordering. We mechanise AxSL in the Iris separation logic framework, illustrate it on key examples, and prove it sound with respect to the axiomatic memory model of Arm-A. Our approach is largely generic in the axiomatic model and in the instruction-set semantics, offering a potential way forward for compositional reasoning for other similar models, and for the combination of production concurrency models and full-scale ISAs.

链接与引用

DOI 原文 · PDF(开放获取) ·

BibTeX
@article{paperbot2582,
  title = {An Axiomatic Basis for Computer Programming on the Relaxed Arm-A Architecture: The AxSL Logic},
  author = {Angus Hammond and Zongyuan Liu and Thibaut Pérami and Peter Sewell and Lars Birkedal and Jean Pichon-Pharabod},
  journal = {Proceedings of the ACM on Programming Languages},
  volume = {8},
  number = {POPL},
  year = {2024},
  doi = {10.1145/3632863}
}