paperbot · PL 论文追踪

RSS

Counterexample-Guided Inference of Modular Specifications

OOPSLA 9(OOPSLA1)2025
William T. Hallahan, Ranjit Jhala, Ruzica Piskac

尚未生成 AI 速览(可能缺少 API key 或等待下次运行补跑)。

原文摘要(Abstract)

Modular verification tools allow programmers to compositionally specify and prove function specifications. When using a modular verifier, proving a specification about a function f requires additional specifications for the functions called by f . With existing state of the art tools, programmers must manually write the specifications for callee functions. We present a counterexample guided algorithm to automatically infer these specifications. The algorithm is parameterized over a verifier, counterexample generator, and constraint guided synthesizer. We show that if each of these three components is sound and complete over a finite set of possible specifications, our algorithm is sound and complete as well. Additionally, we introduce size-bounded synthesis functions, which extends our completeness result to an infinite set of possible specifications. In particular, we describe a size-bounded synthesis function for linear integer arithmetic constraints. We conclude with an evaluation demonstrating our technique on a variety of benchmarks.

链接与引用

DOI 原文 ·

BibTeX
@article{paperbot3155,
  title = {Counterexample-Guided Inference of Modular Specifications},
  author = {William T. Hallahan and Ranjit Jhala and Ruzica Piskac},
  journal = {Proceedings of the ACM on Programming Languages},
  volume = {9},
  number = {OOPSLA1},
  year = {2025},
  doi = {10.1145/3720505}
}